Explore projects
-
This repository contains both a research plan and a thesis template aimed at PhD students at the Barcelona Supercomputing Center (BSC).
Updated -
Updated
-
Simple Makefile to be integrated as a sub repo for each module in the system_verilog_hardware_lib project (https://gitlab.bsc.es/jmendoza/system_verilog_hardware_lib).
Updated -
Updated
-
Updated
-
-
Updated
-
Updated
-
Updated
-
Updated
-
-
Updated
-
-
Updated
-
Updated
-
Updated
-
Updated