svhd_lib_modules_make

Simple Makefile to be integrated as a sub repo for each module in the system_verilog_hardware_lib project (https://gitlab.bsc.es/jmendoza/system_verilog_hardware_lib).