CI FPGA testing created

• A new CI stage named test-fpga has been created.
• All the already implemented benchmarks are tested in the FPGA@SDV during this stage.
• A minimal error management design is included.