@@ -6,7 +6,8 @@ This project started as part of my master course Processor Design, later it was
The SIMD module, operates over the integer unit registers (SIMD within a register, aka SWAR) and has two stages. In the first stage both input operands are operated against each other at byte granularity, the result is passed to the second stage where reduction operations are implemented. Additionally a mask vector can restrict the bytes to be computed in the first stage and swizzling option is included.
The SPARC cross-compiler is also included with support for SIMD instructions in assembly.
*IMPORTANT:* Read the README located at bcc-2.2.0 directory for how to build it and add some additional required files.
**IMPORTANT:** Read the README located at bcc-2.2.0 directory for how to build it and add some additional required files.
A previous version of this work was presented in the OBDP 2021 workshop organized by the European Space Agency. The paper presented in the talk is included in the repository.
