1. 11 Feb, 2021 1 commit
  2. 25 Aug, 2020 3 commits
  3. 11 Aug, 2020 1 commit
  4. 29 Jul, 2020 1 commit
  5. 22 Jul, 2020 1 commit
  6. 10 Jul, 2020 1 commit
  7. 26 Jun, 2020 1 commit
  8. 15 Jun, 2020 1 commit
    • Guillem's avatar
      BUGFIX:Missing writes and bypass writes to counters · cd0b202c
      Guillem authored
      When two writes happen consecutively the first write may not update the counter in the internal registers of the counter. Counters didn't bypass the results of the write, since counters are registered twice, one in the couynter module and once in the registers fo the wrapper, without the bypass the output was oscilating between the new value and the last value of the counter
      cd0b202c
  9. 11 Jun, 2020 3 commits
  10. 10 Jun, 2020 1 commit
  11. 12 May, 2020 1 commit
  12. 04 May, 2020 1 commit
  13. 27 Apr, 2020 1 commit
  14. 24 Apr, 2020 1 commit
  15. 23 Apr, 2020 1 commit
  16. 19 Apr, 2020 1 commit
  17. 14 Apr, 2020 1 commit
  18. 13 Apr, 2020 1 commit
  19. 09 Apr, 2020 1 commit
  20. 06 Apr, 2020 1 commit
  21. 30 Mar, 2020 1 commit
  22. 29 Mar, 2020 2 commits
  23. 24 Mar, 2020 1 commit
  24. 23 Mar, 2020 1 commit
  25. 19 Mar, 2020 1 commit
  26. 27 Nov, 2019 1 commit
  27. 26 Nov, 2019 3 commits
  28. 14 Nov, 2019 1 commit
  29. 12 Nov, 2019 1 commit
  30. 11 Nov, 2019 1 commit
    • Guillem's avatar
      Deadlock lw lw · 42a3168d
      Guillem authored
      Cores seem to enter in deadlock, this disappears removing disacble_pmu, changing -O2 to -O1, etc
      42a3168d
  31. 10 Nov, 2019 1 commit
    • Guillem's avatar
      Dualcore setup & area synth · 099b58d1
      Guillem authored
      include RTL and software changes to run multicore SIMULATIONS with pmu, no FPGA tested. Includes yosys scripts for area calculation
      099b58d1
  32. 18 Sep, 2019 2 commits